In this paper, we propose a new pixel circuit for organic light-emitting diode-on-silicon (OLEDoS) microdisplays. The proposed pixel circuit is composed of only two metal oxide semiconductor field-effect transistors (MOSFETs) and one capacitor in order to integrate the pixel circuit into the restricted pixel area (12:6 Â 4:2 mm 2 ). The proposed pixel circuit has a source follower structure that can control an extremely low emission current. The measured results show that the maximum deviation in the emission current of the proposed pixel circuit occurs at the highest gray level of 6 bits. The deviations in the measured emission current range from À0:9 least significant bit (LSB) to +1.0 LSB among 8 pixels.
Introduction
Recently, projectors implemented in cellular phones, viewfinders of digital cameras, and head-mount displays have been developed as part of microdisplays. [1] [2] [3] The organic light-emitting diode-on-silicon (OLEDoS) displays, which use a complementary metal oxide semiconductor (CMOS) process as backplane technology, have been proposed for realizing microdisplays with organic light-emitting diode (OLED) displays. 1, 2) Because devices using the standard CMOS process are much smaller than those using the thinfilm transistor (TFT) process, pixel circuits using the standard CMOS process can be integrated into a small pixel area, usually several tens of mm 2 . 1,2) Therefore, microdisplays can be realized using OLEDoS displays.
However, there are three critical constraints to the implementation of a pixel circuit for OLEDoS displays. First, since a pixel is as small as several tens of mm 2 , the numbers of transistors, long signal lines, and capacitors in each pixel are severely restricted. Therefore, the pixel circuit for OLEDoS must be simple. Second, the emission current must be less than several nA because the area of OLED per pixel is small, and the luminance of OLED is proportional to OLED current density.
2) Therefore, since the pixel circuit for OLEDoS must accurately control a very low current from several tens of pA to several nA, the circuit is difficult to integrate into a pixel. Third, an overvoltage protection circuit is required to prevent the breakdown of low-voltage transistors in a pixel circuit because the operating voltage range of OLED is wider than that of the CMOS transistor. 2) Therefore, each pixel circuit for OLEDoS must have an overvoltage protection circuit.
To implement OLEDoS displays, the current programming pixel circuit studied using the current scaling method has been reported. 2) To charge the parasitic capacitance of data lines quickly, a high data current, which is one hundred times the target emission current, is applied. After that, the voltage boosting method using capacitive coupling is used to convert the applied high data current to a low emission current. The diode-connected transistor is used as the overvoltage protection circuit to prevent the breakdown of a transistor. However, this pixel circuit and driving method have some drawbacks. Five transistors and six long signal lines are required for the voltage boosting method and overvoltage protection in the pixel circuit. Moreover, many driving circuits such as data driver, scan driver, and emission control driver, as well as voltage precharging circuit, current scaling circuit, and current digital-to-analog (DAC) are required for current programming and scaling methods.
To overcome the previously mentioned problems, we propose a new pixel circuit, which is only composed of two transistors and one capacitor, has a source follower structure for the analog voltage driving method, and uses a P-N junction diode between the source and body of the transistor for overvoltage protection. From the simulated and measured results, we confirmed the operation of the proposed pixel circuit. Figure 1 shows a schematic diagram of the proposed pixel circuit. The proposed pixel circuit is composed of two p-channel metal oxide semiconductor field-effect transistors (MOSFETs) and one capacitor. P1 operates as the source follower for the analog voltage amplifier to apply voltage to the cathode of OLED. P1 operates in the subthreshold region to generate an extremely low current. P2 operates as a switch between the DATA line and gate node of P1. C S holds the gate voltage of P1 for a given frame time. cathode of OLED, V OLED , can be determined by DATA voltage. Because the emission current of OLED is determined by V OLED , emission current can be controlled by adjusting DATA voltage. Because the luminance of OLED is proportional to adjusting emission current density as aforementioned, the luminance of OLEDoS can be controlled by adjusting DATA voltage.
Proposed Pixel Circuit
The operating point of the proposed pixel circuit is determined as shown in Fig. 3 . I P1 is the source current of P1 with respect to V S,P1 . I P1 is plotted in Fig. 3 when the V G,P1 values are 0.8, 1.3, 1.8, and 2.3 V. I OLED is the emission current of OLED with respect to the cathode voltage of OLED when the anode voltage of OLED is fixed at a given potential. In Fig. 3 , the intersections of I P1 and I OLED are the operating points of the proposed pixel circuit because V S,P1 is the same as the cathode voltage of OLED in the proposed pixel circuit. When OLED is forward-biased, I OLED can be expressed as
where I OLED0 is the reverse saturation current of OLED. 4) Because P1 is operated in the subthreshold region, I P1 can be expressed as
where I 0 , n, and jV TH,P1 j are the residual drain current in saturation, the subthreshold slope factor, and threshold voltage of P1, respectively. Because I OLED is equal to I P1 , by using eqs.
(1) and (2), V S,P1 can be expressed as
By substituting eq. (3) into eq. (1), I OLED can be expressed as
As shown in eq. (4), I OLED can be controlled by adjusting V G,P1 , which is equal to the applied DATA voltage. Figure 4 shows the cross-sectional view of the proposed OLEDoS pixel. The C S in Fig. 4 is implemented by the metal-insulator-metal (MIM) capacitor. Since the MIM capacitor is composed of two parallel plates (metal 2 layer and MIM layer) with a dielectric layer between the two plates, it can be integrated into a small pixel area. A white OLED and a color filter are used because of the limitation in pattern resolution. Metals 1, 2, and 3 in Fig. 4 are used for the signal lines and electrode of the MIM capacitor of the pixel circuit. Metal 4 is used for the connection between P1 and the cathode of OLED. The metal layer of the pixel circuit uses aluminum, and its work function is 4.1 eV, 5) which is lower than that of indium tin oxide (ITO). 6, 7) A top metal layer (metal 4) with a low work function is used as the electron injection layer (cathode), and an anode layer composed of ITO with a high work function is used as the hole injection layer (anode).
8) Therefore, we use an inverted OLED structure in the proposed OLEDoS pixel. Without overvoltage protection, P1 may break down when OLED is turned off because the p-channel MOSFETs in the proposed pixel circuit are standard 3.3 V devices and the source voltage of P1 can reach ELVDD, whose potential is 7 V. As shown in Fig. 4 , the P-N junction diode between the source and body nodes of P1 prevents the breakdown of P1 because the P-N junction diode turns on when OLED turns off, and V S,P1 does not exceed VDD þ V F,PN , where V F,PN is the forward bias voltage of the P-N junction diode. Therefore, the proposed pixel circuit requires no additional transistors for overvoltage protection. 
Simulated and Measured Results
A simulation to determine the deviation in emission current due to the variations in ELVDD and jV TH,P1 j is performed because I OLED is affected by the variations in ELVDD and jV TH,P1 j as shown in eq. (4). The ELVDD of pixels on the panel can be different from each other because IR drop occurs when current flows through the ELVDD line. jV TH,P1 j can be varied by process variations. The simulation conditions are summarized in Table I . The pixel is designed for a 0.4 in. video graphics array (VGA) resolution format panel. Figures 5(a) and 5(b) show the simulated emission currents and their errors under an ELVDD power fluctuation of AE5 mV and a threshold voltage variation of AE10 mV, respectively. As shown in Fig. 5(b) , the maximum error in emission current is 2.7 LSB, which occurs at the highest gray level because the slope of I OLED is steeper at a high gray level than at a low gray level. Although the error in emission current is greater than 1 LSB above the 50th gray level, since the human eye is not sensitive at a high gray level, the error at a high gray level is not easily recognized by the human eye. 9) Figure 6(a) shows a microscopic photograph of the test pattern of the proposed pixel circuit, which is implemented using 0.35 mm 1-poly 4-metal standard CMOS process. The layout of the proposed pixel circuit is shown in Fig. 6(b) , since we cannot see the pixel circuit because of the top metal in Fig. 6(a) . In Fig. 6(b) , there are two pixels, with the area of each being 12:6 Â 4:2 mm 2 . The ELVSS metal line in Fig. 6(b) is shared by two adjacent pixels to reduce the number of long signal lines.
We fabricated a chip of an OLEDoS microdisplay of monochrome green color to verify the proposed pixel circuit shown in Fig. 7 with no displayed image. Figure 8(a) shows a photograph of the displayed OLEDoS microdisplay when the DATA voltage at the highest gray level is applied to each pixel. In Fig. 8(a) , we can see that the display image has good uniformity. Figure 8(b) shows a magnified version of the image shown in Fig. 8(a) obtained using a microscope.
Figures 9(a) and 9(b) show the measured emission currents of 8 samples and their deviations. The maximum deviation in emission current is 1.0 LSB at the highest gray level, as shown in Fig. 9(b) . Figure 10 shows the body current of P1, I B,P1 , with respect to V S,P1 . It is shown that the P-N junction turns on before reaching the allowed operating voltage of P1, i.e., 3.6 V. Therefore, P1 is well protected by the proposed pixel structure.
Conclusions
We propose a simple OLEDoS pixel structure composed of two transistors and one capacitor, which was developed using the 0.35 mm standard CMOS process for microdisplays. To control a low current, the proposed pixel structure uses a source follower. The P-N junction diode between the source and body node of the source follower transistor prevents breakdown without the use of additional transistors. The simulation results show that the maximum error in emission current is 2.7 LSB under the conditions of a AE5 mV ELVDD power fluctuation and a AE10 mV threshold voltage variation. The measured results show that the maximum deviation in emission current is 1.0 LSB at the highest gray level. As a result, the proposed pixel circuit is suitable for OLEDoS microdisplays. 
